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Abstract — This paper proposes an eight-switch 
three-phase five-level current source inverter (CSI), which 
employs only one traditional H6 inverter and two shunt 
branches at the DC side to realize the five-level switching. 
The corresponding space vector modulation (SVM) 
strategy for the proposed CSI topology is also presented, 
which uses the two shunt-connected power switches to add 
certain special modulation-state segments to ensure the 
switching instants completed under lower current stresses 
and lower power dissipation. Compared with the 
state-of-the-art CSI solutions, the proposed topology has a 
comparable hardware cost as the three-level H6 CSI, while 
outputs five-level currents. The low output THD may help 
to reduce the sizes of the passive components in the system, 
and the modulation scheme reduces the switching and 
conduction losses of the semiconductor switching devices in 
H6 CSI module, which can make it possible to increase the 
output current rating of the system in a certain degree. 
Simulation and experimental results verified the 
performance of the proposed CSI. 
Index Terms — current source inverter; multi-level 
converter; modulation. 
I. INTRODUCTION 
n general, inverter topologies can be categorized into two 
types—voltage source inverter (VSI) and current source 
inverter (CSI). In the past and until now, VSI has been the 
dominant inverter topology. At the same time, attempts toward 
advancing the CSI have never been stopped, and the 
penetration of CSI topologies continuously challenges the VSI 
market, mainly due to the uniqueness of CSI topologies (e.g., 
the inherent short-circuit protection ability, high voltage boost 
capability, and superior dv/dt performance). On the contrary, 
these unique aspects are the critical issues for the VSI 
applications [1], [2]. In this respect, the CSI topologies are 
promising, especially in certain applications, e.g. high power 
electric drives [3] and photovoltaic (PV) systems [4], requiring 
a high voltage boosting capability. 
Additionally, to reduce the dependence of bulky output 
filters for less harmonic emissions and also to lower the 
voltage stress on power devices, multilevel technologies have 
firstly been introduced to VSI systems. As such, low-rating 
power devices can be used (contributing to cost reduction), and 
also potentially, a high efficiency can be achieved. Thus, many 
multilevel VSI systems have been commercialized in the past 
few years, among which the neutral point clamped (NPC) 
multilevel inverters, flying capacitor (FC) multilevel inverters, 
cascaded H-bridge (CHB) multilevel inverters, and modular 
multilevel converters (MMC) are the favorites [5]-[7]. In a 
similar way, the multilevel switching characteristics can be a 
great added value to CSI topologies [8]. In recent years, many 
attempts have been made to improve the multilevel CSI (MCSI) 
technologies. For instance, the single-rating inductor MCSI 
was proposed by employing multiple H6 CSI modules 
connected in parallel on the AC side [9], [10]. However, 
current circulating and imbalance issues are associated with 
this kind of MCSI topology. Furthermore, to remove the 
passive elements of the modules, the multi-rating inductor 
MCSI was introduced in [11] to alleviate the current 
circulating and imbalance problem and a paralleled-MCSI with 
independent DC-links was introduced in [12]. The 
paralleled-MCSI topology effectively addresses the issues of 
circulating currents and unbalances, whose corresponding 
modulation schemes were proposed in [13] and [14]. Moreover, 
an improved paralleled MCSI topology using a shared DC-link 
was presented in [15]. In addition, certain variants like the 
buck-boost derived MCSI [16] have been developed to extend 
the operating range. To enable the high-power operation, a 
current source modular multilevel converter (CS-MMC) was 
proposed in [17], which utilizes multiple current source cells 
connected in parallel with a significant increased number of 
power devices and inductors. 
With the above considerations, this paper first reviews the 
general configuration characteristics of various MCSI topology 
solutions. Then, this paper proposes an eight-switch 
three-phase five-level CSI topology with the corresponding 
space vector modulation (SVM) strategy, which enables the 
eight-switch CSI topology output the five-level switching 
current but using fewer power switches, thereby lowers 
hardware cost. It should be pointed that the SVM scheme is 
much simpler than the conventional methods, being another 
advantage of the proposed inverter. The rest of this paper is 
organized as follows. In Section II, the conventional MCSI 
topological attempts are briefly introduced. In Section III, the 
circuit configurations for the proposed eight-switch 
three-phase five-level CSI topology are proposed, and then the 
compatible modulation strategies using the SVM are presented 
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in detail. The modulation sequences as well as the 
characteristics of operation are also analyzed. Finally, Matlab 
simulation and the experimental tests are presented to verify 
the performance of the proposed topology. 
II.TOPOLOGIES AND MODULATION OF THREE-PHASE 
MULTILEVEL CSIS 
A conventional CSI consisting of six power switches is the 
simplest and most fundamental CSI. The DC current flows 
through two power switches, and commutates between lateral 
arms, which has six active states and three null states. To 
reduce the current stress on each power switch, multi-level 
technologies were introduced to CSI. There are several types 
of three-phase MCSI topologies, i.e., the single-rating inductor 
MCSI, the multi-rating inductor MCSI, the paralleled H-bridge 
MCSI, the buck-boost MCSI, and the CS-MMC systems, 
which will be briefly introduced below. 
Fig. 1(a) shows the conventional five-level single-rating 
inductor MCSI [9], [10], which consists of two H6 converter 
modules connected in parallel on the AC side. In this way, 
five-level output currents can be obtained. On the DC side, two 
H6 modules are connected to the DC rail four inductors (two 
for each) as illustrated in Fig. 1(a). The inductors are of the 
same current rating, contributing to the reduction of the current 
ripples. However, due to the parasitic parameters in the system, 
the output current may be unbalanced, or the DC current may 
circulate between two modules. This becomes the major 
drawback of single-rating inductor MCSI, which hinders its 
applications. Notably, the single-rating inductors (L1-1, L1-2, L2-1, 
and L2-2) can be replaced with interphase inductors (coupled 
inductors) as shown in Fig. 1(b). Doing so further contributes 
to the reduction of current ripples and overall system volume. 
More specifically, when the SVM is adopted to control the 
MCSI, the inductance of the single-rating inductors can 
theoretically be reduced to L' as [15]: 
1
(1 )
3
o
a
L L
m
= −'                (1) 
where ma is the modulation index and Lo is the original 
inductor value. 
The multi-rating inductor five-level CSI and the paralleled 
 
(a) 
 
(b) 
Fig. 2. Three-phase five-level CSI topologies derived from the single-rating 
MCSI shown in Fig. 1(a): (a) with two multi-rating inductors and (b) using 
two-parallel H-bridge inverters.  
 
(a) 
 
(b) 
Fig. 1. Three-phase single-rating inductor MCSI topologies: (a) with four 
inductors of the same rating and (b) with two interleaved inductors (coupled 
inductors). 
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H-bridge five-level CSI are shown in Fig. 2(a) and (b), 
respectively. Both topologies can be derived from the classic 
single-rating inductor MCSI shown in Fig. 1(a). Clearly, each 
of the two five-level CSI topologies consists of two H6 CSI 
modules. The multi-rating inductor five-level CSI can be taken 
as a dual FC voltage-fed multilevel converter. Two different 
inductors are employed to split the input current [18], and there 
are no passive components in the sub-H6 modules, as shown in 
Fig. 2(a). However, the problem of circulating and unbalance 
currents still exists. To solve this, the paralleled H-bridge 
MCSI with two independent current sources can be adopted 
[19]. It resembles the single-rating inductor MCSI by using 
two DC current sources in such a way to address the unbalance 
and current-circulating issues. However, the parallel H-bridge 
inverter shown in Fig. 2(b) has two major disadvantages, i.e., 
requiring two sources, which limits practical applications, and 
unequal input currents, which challenges the implementation. 
Furthermore, the buck-boost five-level CSI was presented to 
extend the operating range [16]. The configuration of this 
topology is shown in Fig. 3. As it can be observed, different 
from the conventional boost operation, the aim of this topology 
is to realize the low voltage output. However, the current 
unbalance issue remains, and the configuration of power 
switches in series with the voltage source is not recommended 
for high power applications, limiting the development of this 
MCSI topology. Another MCSI topology is the CS-MMC 
topology [17], which can be considered as the dual topology of 
the voltage-source MMC. Here, the CS-MMC employs 
inductor-based cells, as shown in Fig. 4, which are connected 
in parallel. Apparently, the CS-MMC possesses the high-power 
capability with integrated multiple cells, but it utilizes much 
more power devices and inductors, which may lead to high 
costs as well as high volume.  
Except for the CS-MMC solution, all the above prior-art 
three-phase five-level CSIs consist of two H6 CSI modules. In 
addition, the current-available technology of the five-level 
SVM schemes for these MCSI topologies is mainly to control 
the switching combinations of two H6 converters. Normally, 
the space vectors can be classified into four types, i.e., zero, 
small, medium, and large vectors [14], as shown in Fig. 5. 
Then, the modulation scheme has 81 combinations for 
five-level CSI systems [15], which makes it very complicated 
and difficult to control and implement. A list of the switching 
combinations for the conventional five-level CSI SVM is given 
in Table I. The switching combinations are represented here 
with {xx;yy}, where the numbers of ‘xx’ and ‘yy’ refer to the 
corresponding ON-switch in the first and the second H6 
inverter module, respectively. For instance, the vector {16; 23} 
means that the power devices of #1 and #6 of the first H6 
inverter and the power devices of #2 and #3 of the second H6 
inverter are switched on.  
In fact, the conventional H6 CSI utilizes the least number of 
power devices, but the resultant current stress is the highest. 
Furthermore, the efficiency and power quality issue have been 
plagued for many years in the applications of CSI topologies. 
On the other hand, the majority of three-phase MCSI 
topologies use multiple H6 CSI modules to solve the above 
problem. However, in this case, the hardware costs as well as 
 
Fig. 3. Circuit schematic of the buck-boost five-level CSI. 
 
 
Fig. 4. Three-phase current source MMC topology with its inductor-based 
cells. 
 
Fig. 5. Space vector diagram of the conventional five-level CSI topologies. 
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the space occupation will be increased significantly, leading to 
lower power density, and also the associated issues like the 
current unbalance and the current-circulating are even 
challenging and difficult to tackle in those topologies. It is thus 
necessary to develop cost-effective CSI solutions. 
III.THE PROPOSED EIGHT-SWITCH FIVE LEVEL CSI 
A. Eight-switch five-level CSI topology 
In light of the above considerations, an eight-switch 
three-phase five-level CSI is proposed in this paper, whose 
circuit diagram is shown in Fig. 6. It can be observed that two 
shunt branches are connected in parallel between the current 
source and a conventional H6 converter. In specific, two power 
switches, S7 and S8, are self-commutating devices. Diodes D7 
and D8 are connected in series with S7 and S8 to ensure reliable 
reverse voltage-blocking. These two shunt-connected switches 
are used to bypass the input current of the rear-end H6 circuitry. 
Besides, diodes D9 and D10 are employed to prevent the 
circulating current. The DC-link inductors L1 and L2 are 
employed for suppressing the DC current ripples. Furthermore, 
in order to balance the shunt-branch currents, L1 and L2 are 
configured with the same rating, and the interphase inductors 
(coupled inductors) can also be adopted to further reduce the 
volume. Fig. 6(a) illustrates the proposed eight-switch 
five-level CSI topology with normal inductor configurations. 
And as seen in Fig. 6(b), an inductor Ld with the interphase 
inductors Lt1 and Lt2 is included. According to (1), if using the 
configuration of Fig. 6(b) to generate the same current ripple, 
then the total DC-side inductance value (Ld + Lt1) can be 
reduced to 1 −
1
√3𝑚𝑎
 times of the original L1 [15], [20]. 
Regardless of the dc inductors’ configuration, this paper 
assumes the topology in Fig. 6(a) to elaborate the operational 
principle and performance of the proposed CSI. 
In the proposed CSI, the input current of the rear-end 
inverter has three states, i.e., 0, 0.5Idc, and Idc. Depending on 
the output current modes, the space vectors can be classified as 
zero, small, and large vectors. Accordingly, there will be 37 
switching combinations in theory for the whole converter, 
TABLE I 
SWITCHING COMBINATIONS FOR THE CONVENTIONAL FIVE-LEVEL CSI 
Space vectors ON-switching combinations 
Output currents 
Phase-A Phase-B Phase-C 
Large 
vectors  
IL1 {12;12} Idc 0 -Idc 
IL2 {23;23} 0 Idc -Idc 
IL3 {34;34} -Idc Idc 0 
IL4 {45;45} -Idc 0 Idc 
IL5 {56;56} 0 -Idc Idc 
IL6 {16;16} Idc -Idc 0 
Medium 
vectors 
IM1 {23;12} {12;23} 0.5Idc 0.5Idc -Idc 
IM2 {34;23} {23;34} -0.5Idc Idc -0.5Idc 
IM3 {45;34} {34;45} -Idc 0.5Idc 0.5Idc 
IM4 {56;45} {45;56} -0.5Idc -0.5Idc Idc 
IM5 {16;56} {56;16} 0.5Idc -Idc 0.5Idc 
IM6 {12;16} {16;12} Idc -0.5Idc -0.5Idc 
Small 
vectors  
IS1 
{16;23} {23;16} {12;14} {14;12}  
{12;36} {36;12} {12;25} {25;12}  
0.5Idc 0 -0.5Idc 
IS2 
{12;34} {34;12} {23;14} {14;23}  
{23;36} {36;23} {23;25} {25;23}  
0 0.5Idc -0.5Idc 
IS3 
{23;45} {45;23} {34;14} {14;34}  
{34;36} {36;34} {34;25} {25;34}  
-0.5Idc 0.5Idc 0 
IS4 
{34;56} {56;34} {45;14} {14;45}  
{45;36} {36;45} {45;25} {25;45}  
-0.5Idc 0 0.5Idc 
IS5 
{45;16} {16;45} {56;14} {14;56}  
{56;36} {36;56} {56;25} {25;56}  
0 -0.5Idc 0.5Idc 
IS6 
{56;12} {12;56} {16;14} {14;16}  
{16;36} {36;16} {16;25} {25;16}  
0.5Idc -0.5Idc 0 
Zero vector  I0 
{14;14} {14;36} {14;25} {36;14}  
{36;36} {36;25} {25;14} {25;36}  
{25;25} {12;45} {45;12} {23;56}  
{56;23} {34;16} {16;34}  
0 0 0 
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including 6 large-vector switching combinations, 12 
small-vector switching combinations and 19 zero-vector 
switching combinations. All the possible switching 
combinations with the corresponding output currents are 
categorized in Table II, where the numbers refer to the 
corresponding ON-switch in the proposed CSI. However, it 
can be found that most of the zero-vector switching 
combinations are redundant, for example, {1478} gives two 
paths for shunt-DC currents. In order to obtain lower 
conduction currents as well as the dissipation, the zero vector 
can select with the switching combination of {78}. Therefore, 
when excluding the redundant switching combinations and 
considering the discharging period of the two inductors, the 
modulation states of the proposed eight-switch five-level CSI 
can be defined into 13 vectors, which can then be obtained 
with 19 possible switching combinations.  
Fig. 7 further shows the exampled equivalent circuits for 
each kind of vectors. In detail, the zero vector can be obtained, 
when both S7 and S8 are turned ON, and then all the output 
currents are bypassed as shown in Fig. 7(a). When only S7 or 
S8 is turned ON, a small vector can be generated as shown in 
Fig. (b), and in this case, the output current will be 0.5Idc. 
When S7 and S8 are both turned OFF as shown in Fig. 7(c), the 
large vectors can be generated being the same as those for the 
conventional H6 CSI, where only one upper-arm switch (S1, S3, 
S5) and one-lower arm switch (S4, S6, S2) of the rear-end H6 
inverter are turned ON, leading to the output current being Idc. 
Therefore, the proposed CSI can generate a five-level output 
current.  
Compared to the prior-art three-phase five-level CSIs, one 
feature of the proposed CSI topology is that it utilizes fewer 
power switching devices. That is, the eight-switch CSI 
topology does not require two H6 converters (i.e., in total, a 
minimum of 12 power switches and 12 power diodes), but 
eight power switches and 10 power diodes to generate a 
five-level output. In addition, the SVM method for the 
 
(a) 
 
(b) 
Fig. 6. Proposed eight-switch five-level CSI topology with (a) two same rating 
inductors and (b) interleaved inductors. 
 
(a) 
 
(b) 
 
(c) 
Fig. 7. Exampled equivalent circuits of different modulation states: (a) zero 
vector, (b) small vector, and (c) large vector. 
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proposed CSI can be much simpler, which avoids the 
complicated combinations of the dual converters. 
B. Space Vector Implementation 
As mentioned above and listed in Table II, there are 13 
potentially available space vectors that can be obtained by 19 
switching combinations, and subsequently, five-level output 
currents can be generated. In order to generate a proper 
switching sequence, the modulation should follow these 
principles: 
a) Always use the nearest current vectors to generate the 
reference vector to reduce output harmonics.  
b) Keep the switching operation of S7 and S8 equally 
distributed in one switching period in order to reduce 
the dc inductors’ current ripple.  
c) Use S7 and S8 to add certain special modulation-state 
segments to ensure the switching instants completed 
under lower current stresses and lower power 
dissipation.  
To select and use the nearest vectors to synthesize the 
reference vector, the general method is to use three vectors to 
define the triangular region, in which the target reference 
vector locates. Fig. 8 illustrates this synthesizing principle. If 
let any three vectors (
ai
→
, 
bi
→
 and 
ci
→
) to define a triangular 
region in the αβ plane, and the reference vector 
refi
→
 locates 
within this region, then 
refi
→
 can be synthesized from 
(1 )
a b a b
ref a b c a b c
a b a b
k k k k
i k k i i i i
n n n n
→ → → →
→ → → → → → →
= + + = + + − −   (2) 
where na and nb are the distances between the adjacent vectors. 
As exemplified in Fig. 9(a) for Sector I, each sextant has 2 
large vectors, 2 small vectors and 1 zero vector. Based on the 
above principles, the modulation scheme is proposed to 
partition each sector into five regions. That is, in this paper, the 
overall space vector diagram of the eight-switch five-level CSI 
can be divided into 30 regions, as shown in Fig. 9(b). 
The modulation strategy can be classified into two 
operational modes: Mode 1 (three-level switched currents) and 
Mode 2 (five-level switched currents), which will be illustrated 
below in detail by taking Fig. 9(a) as an example.  
In Mode 1, the reference vector locates in Region 1 (∆ABE), 
which is defined within {IS6, IS1, I0}, as shown in Fig. 9(a). 
That is, the converter modulates with the same zero and small 
vectors as the conventional five-level CSI solutions. And the 
AC output will be 3-level switching currents. The detailed 
operational sequences for Sector I in one modulation period 
are illustrated in Fig. 10, where tact1 and tact2 are the switching 
transitions for the rear-end H6-inverter switches (S1-S6), while 
tn1-tn6 are the switching transitions for the shunt branch 
switches of S7 and S8. In addition, the switching interval 
between tn2 and tn3 and the switching interval between tn4 and 
tn5 are generated to ensure the zero current switching (ZCS) for 
S2 and S6, respectively, where S7 and S8 are turned ON 
simultaneously, leading to the expected zero vector. This ZCS 
configuration makes the equivalent commutation behave the 
same as that for the H7 CSI in [21]. It has been discussed and 
demonstrated in [21] that, the shunt connected switch can take 
over all the switching losses, and effectively promote the 
efficiency of CSI.  
In mode 2, when the modulation index ma is above 0.5, the 
reference in Sector I can rotate among Region 2, Region 3, 
Region 4, and Region 5, with 5-level switched currents at the 
AC output. It is defined that Region 2 and Region 5, Region 3 
and Region 4 are symmetric about the angle bisector of Sector 
I. When the reference vector locates in Region 2, the nearest 
three composition space vectors are {IL6, IS1, IS6}. Similarly, the 
vector compositions for Region 5 are {IS6, IL1, IS1}, as shown in 
TABLE II 
SWITCHING COMBINATIONS FOR THE PROPOSED FIVE-LEVEL CSI 
Space vectors ON-switching combinations 
Output currents 
Phase-A Phase-B Phase-C 
Large 
vectors  
IL1 {12} Idc 0 -Idc 
IL2 {23} 0 Idc -Idc 
IL3 {34} -Idc Idc 0 
IL4 {45} -Idc 0 Idc 
IL5 {56} 0 -Idc Idc 
IL6 {16} Idc -Idc 0 
Small 
vectors  
IS1 {127} {128} 0.5Idc 0 -0.5Idc 
IS2 {237} {238} 0 0.5Idc -0.5Idc 
IS3 {347} {348} -0.5Idc 0.5Idc 0 
IS4 {457} {458} -0.5Idc 0 0.5Idc 
IS5 {567} {568} 0 -0.5Idc 0.5Idc 
IS6 {167} {168} 0.5Idc -0.5Idc 0 
Zero 
vector  
I0 
{14} {36} {25} {78} {147} {367} {257} 
{148} {368} {258} {1478} {3678} {2578} 
{1278} {2378} {3478} {4578} {5678} {1678} 
0 0 0 
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Fig. 9(a). The corresponding switching intervals for Region 2 
and Region 5 are demonstrated in Fig. 11(a) and Fig. 11(d), 
respectively. In those switching intervals, S7 or S8 is employed 
to keep an extended turning-ON interval within Tins, so that the 
switching for S2 and S6 can operate with only 0.5Idc. As for 
Region 3 in Fig. 9(a), the nearest space vector composition will 
be {IL6, IL1, IS6}. However, in order to switch S2 and S6 with 
small vector (0.5Idc), another small space vector IS1 should be 
inserted. That is, the vector compositions become {IS6, IL6, IS1, 
IL1}, and the switching sequences are demonstrated in Fig. 
11(b). Accordingly, the vector compositions of Region 4 are 
the same, i.e., {IL6, IS1, IL1, IS6,} but with different dwell time 
and switching sequence, and the switching sequences are 
demonstrated in Fig. 11(c). It is noted that region 3 and region 
4 should have the additional intervals (Tins) for S7 or S8 to 
ensure the switching of S2 and S6 being under a lower current 
stress, i.e., 0.5Idc.  
It should be noted that there is no medium vector (e.g., 
{12;16} of the conventional five-level SVM in Table I) in the 
proposed five-level CSI modulation because the current can 
only flow through two phase legs in one converter-bridge. In 
addition, for balancing the inductor currents and keeping low 
current ripples, the power switches S7 and S8 should be 
operated with an equal duration in one switching period. 
Therefore, in the proposed modulation scheme, the switching 
sequences of S7 are theoretically in symmetry with that of S8 in 
a half-period.  
According to the above modulation scheme, the dwell time 
of the SVM states should be carefully calculated. Taking 
Region 2 of Sector I as an example, the current reference 
should be synthesized with IL6, IS1 and IS6 referring to Fig. 9(a), 
which are expressed as  
6
6
6
1
6
6
2 3
3
3
3
3
3
j
L dc
j
S dc
j
S dc
I I e
I I e
I I e



−
−

=


=


=

              (3) 
Subsequently, the reference vector Iref can be synthesized 
using 
6 1 6
j
ref a dc
S ref a L b S c S
a b c S
I m I e
T I T I T I T I
T T T T
 =

= + +

+ + =
          (4) 
where ma is the modulation index, TS is the switching period, 
and Ta, Tb, and Tc refer to the corresponding dwell time within 
one period for vectors IL6, IS1 and IS6. 
As for Region 3 of Sector I, the current reference is 
synthesized with four vectors {IS6, IL6, IS1, IL1} as shown in Fig. 
9(a), among of which, current vectors IS6, IL6, and IS1 are the 
same as (3), and the vector IL1 can be expressed as 
 
Fig. 8. Illustration of synthesizing the reference current with three arbitrary 
vectors. 
 
(a) 
 
(b) 
Fig. 9. Vector diagrams of the proposed SVM for the eight-switch five-level 
CSI topology: (a) region divisions in Sector I and (b) overall space vectors. 
 
Fig. 10. Switching interval operation of Mode 1 (Region 1, in one period). 
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6
1
2 3
3
j
L dcI I e

=                 (5) 
The state IS1 is the pre-set interval to guarantee the switching 
completion of S2 and S6. If the dwell time of IS1 is denoted as 
Td, the current reference vector can be synthesized with 
6 1 6 1
j
ref a dc
S ref a L b L c S d S
a b c d S
I m I e
T I T I T I T I T I
T T T T T
 =

= + + +

+ + + =
       (6) 
Specifically, Td can be regulated by Tins, following 
[ 2, 1] [ 1, 3] [ 4, 2] [ 2, 5]
1 1
2 2
n act act n n act act n ins dT T T T T T= = = = =   (7) 
where Ta, Tb, Tc, and Td refer to the corresponding dwell time 
within one period for vectors IL6, IL1, IS6 and IS1, and T[n2,act1], 
T[act1,n3], T[n4,act2], and T[act2,n5] are the corresponding time 
interval between each switching transitions. In a similar way, 
all dwell time can be calculated, and the resultant dwell time in 
Sector I has been summarized in Table III. 
C. Current Balancing Scheme 
The current unbalance is a typical problem for multi-level 
CSIs. In fact, the unbalanced current input will degrade the 
output power quality, and may result in instability or even 
system damage [22]-[26]. Thus, a few current balancing 
methods for the single-rating inductor MCSI have been 
presented in the literature. Some of these current balancing 
solutions modified the modulation strategies, e.g., the 
phase-shifted PWM [24], but with a basic open-loop control, 
which cannot guarantee the accuracy. For a closed-loop 
scheme, the common method for current balancing is to sample 
the DC input currents (such as Idc1-1 and Idc2-1 in Fig. 1(a)), and 
uses the sampled currents to re-distribute the vector states 
(zero vectors [20], active vectors [25], and medium vectors 
[26]) in the modulation schemes. In this way, the unbalancing 
                
(a)                                                     (b) 
                
(c)                                                     (d) 
Fig. 11. Switching interval operation of Mode 2 in one period: (a) Region 2, (b) Region 3, (c) Region 4, and (d) Region 5. 
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issue can be addressed to a large extent. However, these 
solutions incur heavy computation, since for the basic 
modulation there are already 81 switching combinations.  
Obviously, the proposed modulation scheme ensures the 
power switches S7 and S8 with symmetrical equal operation to 
balance the inductor currents IL-1 and IL-2. In addition, the 
inductors L1 and L2 are configured with the same current rating. 
However, in practical applications, the currents of IL-1 and IL-2 
may not be exactly the same, because of the electrical parasitic 
parameters of the two shunt branch components. Therefore, the 
current balancing issue should also be considered in the 
proposed topology.  
Nevertheless, the DC side configuration of the proposed CSI 
topology has some unique features. That is, IL-1 and IL-2 are 
mainly controlled by S7 and S8 and their turn-on operation will 
charge L1 and L2, respectively. Fortunately, S7 and S8 
theoretically have an equivalent role for the rear-end inverter, 
so that the switching of S7 or S8 can be controlled 
independently as long as the sum of their dwell time in one 
modulation period is a certain fixed value. Therefore, 
considering the above features, the basic operation for the 
proposed CSI topology is to adjust the switching transitions of 
S7 and S8 in a way to balance the inductor currents, while 
keeping the same overall dwell time of each state.  
When the switch S7 (or S8) is turned ON, the inductor L1 (or 
L2) will be directly charged by the DC source Vdc. Therefore, 
the peak and trough values of the two inductor current ripples 
are interleaved by a half switching period. Setting the inductor 
currents to be sampled every half switching cycle can obtain 
the initial current Iz1, Iz2 and the half cycle current Ih1, Ih2. And 
let IL-1 and IL-2 be the actual sampled average currents of the 
two inductors and IL-1* and IL-2* be the demanded ideal current 
values, the corresponding currents can be expressed as (8) 
when assuming IL-1 is larger than IL-2.  
-1 1 1
-2 2 2
*
-1 -1 -1
1
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-2 -2 -2
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-1 -2
1
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2
1
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=
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L z h
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dc
L L L offset
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I I I
I I I
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I I I T
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L
I I I

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

= +


 = −


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

 = =

        (8) 
where Toffset is the switching transition offset. Depending on the 
above equations, Toffset can be expressed as 
-1 -2 1 2
1 2
2( )
=
+
L L
offset
dc
I I L L
T
V L L
−
            (9) 
Therefore, the operation of S7 and S8 can be adjusted by 
Toffset in order to obtain the relatively equal inductor currents. 
Taking Region 2 of Sector I as an example (shown in Fig. 
11(a)), the switching transitions tn1 and tn4 can be modified as 
1 1
4 1
'
' ' 2
n n offset
n s n offset
t t T
t T t T
= −

= − −
            (10) 
where tn1 and tn4 are the original switching transitions, and tn1' 
and tn4' refer to the regulated new transitions. Notably, other 
operational intervals remain unchanged in this case. 
In a similar way, this switching regulation scheme can be 
applied to all the modulation regions, and the resultant inductor 
currents will then be balanced. Fig. 12 shows the control 
diagram of the proposed current balancing scheme. The 
inductor currents are sampled by half switching cycle to obtain 
the average values IL-1 and IL-2. And then, they are subtracted 
and the result is given into the controller to produce the 
switching transition offset Toffset using (8)-(9). With the 
information of modulation index ma and delay angle θ, the 
proposed modulation strategy is able to calculate out the actual 
modified switching transitions, which can effectively resolve 
the current balancing issue. 
D. Operational feature benchmarking 
Table IV compares the switching and conducting 
characteristics in Sector I for one carrier period (with the 
symmetric 5-segment modulation) among the four selected 
MCSI solutions, i.e., the conventional H6 CSI, conventional 
5-level CSI, and the proposed eight-switch 5-level CSI. 
The power-device count of the proposed eight-switch 
five-level CSI is obviously less than the conventional 
TABLE III 
DWELL TIME AND VECTORS IN SECTOR I 
Region Vector Overall Dwell Time 
1 
IS6 2 sin( )6a a s
T m T

= −
 
IS1 2 sin( )6a sb
T m T

= +
 
I0 c s a bT T T T= − −  
2 
IL6 (2 cos 1)a s aT T m = −  
IS1 2 sin( )6a sb
T m T

= +
 
IS6 c s a bT T T T= − −  
3 
IL6 
1
2
[ 3 sin( ) 1]+
3a s a ins
T T m T

= − −
 
IL1 
1
2
sin( )
6a s insb
T m T T

= + −
 
IS6 c s a b dT T T T T= − − −  
IS1 insdT T=  
4 
IL6 
1
2
sin( )
6a a s ins
T m T T

= − −
 
IL1 
1
2
[ 3 sin( ) 1]
3s a insb
T T m T

= + − +
 
IS1 c s a b dT T T T T= − − −  
IS6 insdT T=  
5 
IS6 2 sin( )6a a s
T m T

= −
 
IL1 (2 cos 1)s abT T m = −  
IS1 c s a bT T T T= − −  
 
 
Fig. 12. Control diagram for current balancing scheme. 
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single-rating five-level CSI. More specifically, the switch 
count has reduced by one third. The proposed CSI has two 
operational modes. In Mode 1, switches S1-S6 can operate with 
zero current switching, while S7 and S8 switch with 0.5Idc 
resulting in 12 switching counts per switching cycle. In Mode 
2, all the power switches can operate with 0.5Idc, and the total 
switching counts is 12 either. It means that the switching losses 
of the proposed CSI can be three-quarters of the conventional 
single-rating five-level CSI.  
For the current stress, the current rating through the 
additional switch S7 or S8 is half of that in the rear-end 
switches (S1-S6) for the proposed topology as summarized in 
Table IV, which means the switches S1-S6 (together with D1-D6) 
can be relatively high power but cheap devices, while S7 and 
S8 (may together with D7-D10) can be employed by high 
performance devices with low current rating. This feature 
enables a cost-effective customization according to the CSI 
applications. Furthermore, it gives the possibility to improve 
the efficiency by only using SiC switches for S7 and S8. 
IV.PERFORMANCE EVALUATION 
A. Simulation Results 
Referring to Fig. 6(a), a simulation model has been built up 
in MATLAB/SIMULINK to evaluate the performance of the 
proposed eight-switch five-level CSI topology. The system 
parameters are listed in Table V. The DC current is maintained 
at 12 A in the simulations. Resistor of 16 Ω is adopted as the 
load with AC output capacitor filter. The performance of the 
proposed MCSI is compared with the conventional H6 
inverter.  
Fig. 13 first compares the phase-A output currents of the 
conventional H6 CSI and the proposed eight-switch five-level 
CSI, where the modulation index ma is 0.8. In this case, the H6 
CSI is employed with a 5-mH DC inductor to obtain a 
relatively comparable DC inductor current ripple, while other 
configuration parameters are the same as the proposed 
converter. It can be seen in Fig. 13 that the proposed 
eight-switch CSI topology achieves a five-level output current 
(blue lines) as expected, while the H6 CSI only produces 
three-level switching current. When the AC capacitor filters are 
added, the corresponding filtered currents of phase-A are 
shown as the red lines. Furthermore, the three-phase output 
voltages and currents of the proposed CSI are shown in Fig. 14. 
The performance of the proposed MCSI is further validated 
TABLE IV 
COMPARISON OF SWITCHING AND CONDUCTING CHARACTERISTICS  
IN SECTOR I FOR ONE CARRIER PERIOD (WITH SYMMETRIC 5-SEGMENT MODULATION) 
Topology 
Conventional 
H6 CSI 
Single-rating 
inductor 5-level CSI 
Proposed eight-switch 5-level CSI 
Output waveform 3-level 5-level 5-level 
Power Switches 6 12 8 
Power diodes 6 12 10 
Switching current 
stress 
S1-S6 S1-S12 
Mode 1 Mode 2 
S1-S6 S7, S8 S1-S6 S7, S8 
Idc 0.5Idc ZCS 0.5Idc 0.5Idc 0.5Idc 
Switching counts 8 16 4 12 4 8 
Conducting current Idc 0.5Idc 
Zero Small Large 
0.5Idc 0.5Idc Idc 
Conducting switches 2 4 2 3 2 
Conducting diodes 2 4 2 4 2 (0.5Idc)+2 (Idc) 
 
TABLE V 
PARAMETERS OF THE PROPOSED EIGHT-SWITCH  
FIVE-LEVEL CURRENT SOURCE INVERTER 
Parameters Value 
Power rating 3.18 kW 
DC current Idc 12 A 
DC inductance, L1, L2 5 mH 
AC filter capacitance 10 μF 
Switching frequency (S1-S6) 5 kHz 
Switching frequency (S7, S8) 10 kHz 
Output AC frequency 50 Hz 
Load resistance 16 Ω 
 
 
Fig. 13. Simulation results of the proposed converter (output currents of 
phase-A). 
 
 
Fig. 14. Output three-phase voltages and filtered currents of the proposed 
five-level CSI. 
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through the fast Fourier transform (FFT) analysis of the output 
switching currents (see Fig. 13), as shown in Fig. 15, where the 
switching frequency harmonic components in the proposed 
CSI are much lower than the conventional H6 CSI. As a result, 
the total harmonic distortion (THD) value of the switching 
current in eight-switch five-level CSI is 59.21 %, while it is 
77.24% for the conventional H6 CSI topology. Therefore, it 
has been validated that the proposed eight-switch five-level 
CSI has better output performances over the conventional H6 
CSI.  
Additionally, the proposed current balancing scheme is also 
tested. The inductance of the eight-switch five-level CSI in the 
simulation model is changed, where L1 is 4.5 mH and L2 is 5.5 
mH. Fig. 16 shows the inductor currents of the proposed 
 
(a) 
 
(b) 
Fig. 15. Harmonic components of the output switched current (Fig. 13) of (a) 
the conventional H6 CSI and (b) the proposed eight-switch five-level CSI. 
 
 
Fig. 16. Comparisons (simulations) of the inductor currents of the eight-switch 
five-level CSI topology without and with the current balancing control scheme 
(L1: 4.5 mH, L2: 5.5 mH). 
 
 
Fig. 17. Experimental setup of the proposed eight-switch five-level CSI. 
 
Fig. 18. Implemented control system for the proposed eight-switch five-level 
CSI shown in Fig. 17. 
 
 
Fig. 19. Gating sequences (experiments) for the power devices S2, S6, S7 and 
S8 of the proposed eight-switch five-level CSI topology. 
 
 
Fig. 20. Detailed switching intervals (experiments) for the power devices S2, 
S6, S7 and S8 of Region 1 (ma: 0.3). 
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inverter without and with the current balancing control. As 
observed in Fig. 16, when the converter is operating without 
any current balancing control but only with the basic 
modulation scheme, the currents through L1 and L2 are not 
balanced, where L1 carries more input current than L2 and 
withstands a relatively higher current ripple. By contrast, when 
employing the proposed current balancing scheme discussed in 
Section III(C), the currents IL-1 and IL-2 of the proposed CSI 
topology are well balanced. The effectiveness of the current 
balancing strategy is thus verified. 
B. Experimental Verifications 
To further validate the performance of the proposed 
eight-switch five-level CSI topology, a downscale 
experimental prototype has been built up in the laboratory. Fig. 
17 shows the experimental setup, and Fig. 18 illustrates the 
implementation diagram of the control system, respectively. As 
shown in Fig. 18, on the control board, the AC voltages and the 
sampled DC inductor currents are input to the micro controller 
unit, which is a Digital Signal Processor (DSP, 
TMS320F28335). The region judgement and the switching 
time calculation (together with the current balancing algorithm) 
are implemented in the DSP controller. Then, the calculated 
results are directly transferred to another processor unit, i.e., an 
FPGA xc3s500e from XILINX Spartan3E, to implement the 
switching selection and the driving pulses generation functions. 
On the power board, the other power switches S1-S6 are silicon 
IGBT devices from Infineon (part no.: IKW20N60T), while all 
the power diodes are from CREE (part no.: C2D20120D). To 
obtain a cost-effective performance, power switches S7 and S8 
(part no.: C2M0160120D) are SiC devices from CREE. The 
other parameters are the same as those listed in Table V.  
With the proposed SVM scheme presented in Section III, the 
experimental gating sequences for S2, S6, S7, and S8 are shown 
in Fig. 19. Clearly, the extra power devices S7 and S8 are 
switched more frequently than the other power switches in the 
proposed modulation. However, the use of SiC power devices 
for S7 and S8 will not compromise the entire system efficiency. 
In addition, the driving pulses for switches S2, S6, S7, and S8 of 
Region 1 are presented in Fig. 20 with the modulation index ma 
= 0.3. When ma becomes 0.8, the corresponding zoomed view 
of the switching intervals for the power devices S2, S6, S7 and 
S8 in Region 2-5 are shown in Fig. 21. The time interval of Tins 
is set to 3μs. Seen from Fig. 20 and 21, the switching 
transitions of different switches and the actual switching 
process in Sector I can be clearly identified, which fully 
complies with the proposed modulation scheme.  
Furthermore, the experimental results of phase-A voltage, 
output switched current, and inductor currents IL-1 and IL-2 are 
shown in Fig. 22, while the FFT analysis of output filtered 
current in phase-A is shown in Fig. 23. As expected, the 
proposed converter outputs five-level switching currents. 
Moreover, the output filtered current and voltage are almost 
purely 50Hz sinusoidal waveforms with very low harmonics. 
This indicates that the proposed system can achieve a 
high-quality output with a lower power devices count 
compared to the prior-art MCSI topologies. Additionally, two 
inductor currents IL-1 and IL-2 are maintained at around 6A with 
almost the same current ripple, which validates that the 
proposed current balancing strategy also perform well.  
In order to compare the efficiency performance, three 
additional prototypes including: a) conventional 3-level H6 
    
(a)                                                     (b) 
   
(c)                                                     (d) 
Fig. 21. Detailed switching intervals (experiments) for the power devices S2, S6, S7 and S8 of (a) Region 2, (b) Region 3, (c) Region 4, and (d) Region 5 (ma: 
0.8). 
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CSI, b) conventional single-rating inductor 5-level CSI, and c) 
the proposed CSI without S7 or S8 customization (i.e., silicon 
devices), have been built up with the same experimental 
parameters. More specifically, except for the SiC devices of S7 
and S8 in the proposed cost-effective CSI solution, all the 
power switches and the power diodes are employed with the 
same devices (IKW20N60T and C2D20120D). Beyond that, to 
make a proper comparison, these converters should be 
evaluated under the same conditions (operating with the same 
output value and the same modulation index). Subsequently, a 
series of efficiency data of the selected converters can be 
recorded and compared as shown in Fig. 24. The tested power 
rating is from 1.24 kW to 3.18 kW, and the modulation index 
ma ranges from 0.6 to 0.96.  
It can be concluded from Fig. 24 that the proposed 
eight-switch five-level CSI, which employs SiC MOSFETs for 
S7 and S8, achieves the highest efficiency compared to the rest. 
At the power of 3.18 kW and the basic switching frequency 
(S1-S6) of 5 kHz, the efficiency of the proposed CSI reaches 
98.46% and is almost 1% higher than that of the conventional 
H6 CSI. On the other hand, when the converter is configured 
with silicon devices for S7 or S8, the efficiency drops as 
expected. In some cases, when the power rating is higher than 
2.5 kW (ma=0.85), the efficiency is even lower than the 
conventional single-rating inductor 5-level CSI, as shown in 
Fig. 24. Despite the absence of SiC power switches, this 
efficiency-cross phenomenon is affected by the corresponding 
modulation index ma. With the proposed modulation scheme, 
the switching losses of the proposed CSI may be lower than 
that of the conventional 5-level CSI. However, the dwell time 
of large vectors (conducting with Idc) will become longer with 
the increase of ma, and thus leading to the increase of the 
conduction losses. As also shown in Fig. 24, the efficiencies of 
the conventional 3-level H6 CSI, conventional single-rating 
inductor 5-level CSI, and the proposed CSI without 
customized power devices for S7 or S8 are quite close. 
However, as demonstrated, only with SiC power devices of S7 
and S8, the proposed CSI can achieve a significant efficiency 
improvement. In all, the above simulations and experimental 
tests have validated the effectiveness of the proposed 
eight-switch five-level CSI topology in terms of low device 
count and high power quality. It thus can be a promising 
solution for CSI applications. 
V. CONCLUSION 
This paper proposes an eight-switch three-phase five-level 
CSI topology. Moreover, the SVM strategy as well as its 
operational principle was presented in detail. In addition, the 
operational features and superior advantages of the proposed 
CSI have been discussed and benchmarked. Focusing on the 
unique advantages of the newly proposed topology, it performs 
five-level output currents, while employs with a comparable 
hardware cost as the three-level H6 CSI. The low output THD 
may help to reduce the sizes of the passive components in the 
system, especially the output filters. And the “small vector” 
can reduce the switching and conduction losses of the 
semiconductor switching devices in H6 CSI module, which 
make it possible to increase the output current rating of the 
system in a certain degree. The corresponding performance has 
been validated through simulation and experimental results.  
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